01-27-03



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.:

10/054,653

Confirmation No.:

9448

First Named Inventor:

Constantin Bulucea

Filing Date:

January 18, 2002

Group Art Unit:

2814

Examiner:

Farahani, D.

Atty. Docket No.:

NS-5127 US

Title:

Gate-Enhanced Junction Varactor With Gradual

Capacitance Variation

Assignee:

National Semiconductor Corporation

2003 ENTER 2800

San Jose, California 23 January 2003

COMMISSIONER FOR PATENTS Washington, D. C. 20231

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 CFR 1.56, 1.97, and 1.98, the documents listed on the accompanying substitute PTO Form 1449 are called to the attention of the Examiner for the above patent application. Copies of these documents are enclosed. Further enclosed is an English abstract of Japanese Patent Publication 6-61446.

All of the preceding documents were cited in related U.S. patent application 09/903,059 filed 10 July 2001 and cited in the General Disclosure-of-the-Invention section of the present application.

Citation of the above documents shall not be construed as:

 an admission that the documents are necessarily prior art with respect to the instant invention;

LAW OFFICES OF SKJERVEN MORRILL LLF San Jose, CA San Francisco, CA 2. a representation that a search has been made; or

an admission that the information cited herein is, or is considered to be,
 material to patentability as defined in 37 CFR 1.56(b).

EXPRESS MAIL LABEL NO:

EV 240 085 490 US

Respectfully submitted,

Ronald J. Meetin

Attorney for Applicants

Reg. No. 29,089

LAW OFFICES OF SKJERVEN MORRILL LLP 25 Metro Drive, Suite 700

San Jose, CA 95110

LAW OFFICES OF SKJERVEN MORRILL LLP



	C	3,30						Sh	eet 1 of	
U.S. Department of Commerce, Patent and Trademark Office					Atty D	ocket No.		Application No.		
					NS-5127 US			10/054,653		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant			Confirmation No.		
(Use several sheets if necessary)						ntin Buluc	9448			
(AN 2 3 2003 PS)						Date	Group			
JAN 2 3 2003					January 18, 2002			2814		
(B)	.45		U.S.	Patent Documents	<u> </u>					
*Examined Initial		Document Number Date Name Class		Subclass	Filing Date If Appropriate					
пппа	AA	5,399,893	03/95	Weitzel et al.		257	355	·	, ·	
	AB	5,497,028	03/96	Ikeda et al.		257	531		-	
	AC	6,100,770	08/00	Litwin et al.		331	117 FE			
	AD	6,166,404	12/00	Imoto et al.		257	279	Ì		
	AE					-				
			Foreign	Patent Document	ts					
								Trans	lation	
		Document	Date	Country		Class	Subclass	Yes	No	
	AF	6-61446	03/1994	Japan					X	
	AG									
		OTHER	ART (Including A	Author, Title, Date,	, Pertinen	t Pages, Et	c.)			
	AH	Andreani, et al., "A 1.8-GHZ CMOS VCO Tuned by an Accumulation-Mode MOS Varactor," IEEE I Symposium on Circuits and Systems, 28 – 31 May 2000, pp. I-315 – I - 318.								
	AI Grove, Physics and Technology of Semiconductor Devices (John Wiley & Sons), 1967								305.	
-	AJ	Grove, et al., "Effect of Surface Fields on the Breakdown Voltage of Planar Silicon <i>p-n</i> Junction," <u>IEEE</u> <u>Trans. Electron Devices</u> , vol. ED-14,1967, pp. 157 – 162.								
•	AK	Grove, et al., "Surface Effects on <i>p-n</i> Junctions: Characteristics of Surface Space-Charge Regions Und Non-Equilibrium Conditions," <u>Solid-State Electronics</u> , Vol. 9, 1966, pp. 783 - 806.								
	AL Kral, et al., "RF-CMOS Oscillators with Switched Tuning," Procs. IEEE Custom Integrated Circu Conference, 1998, pp. 555 – 558.									
	AM	Lee, <u>The Design of CMOS Radio-Frequency Integrated Circuits</u> (Cambridge Univ. Press), 1998, pp. 37 – 41 and 504 – 514.								
	AN	McMahon, et al., "Voltage-Sensitive Semiconductor Capacitors," 1958 IRE Wescon Conf. Rec., Part 3, 19 – 22 August 1958, pp. 72 – 82.								
	AO	Moll, "Variable (- 36.	Capacitance With	Large Capacity Ch	nange," <u>Il</u>	RE Wescon	Conf. Rec., V	ol. 3, 1959	, pp. 32	
Examiner	_1		Date Considere	ed		 	· · · · · · · · · · · · · · · · · · ·			

	· · · · · · · · · · · · · · · · · · ·	<u>s</u> <u>12,</u>			T			SII	eet 2 of
U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.			Application No.	
					NS-51	27 US	10/054,653		
DIFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant			Confirmation No.	
Use several sheets if necessary)					Constantin Bulucea			9448	
JAN 2 3 2003 14					Filing Date			Group	
U.S. Patent Docume					Januar	y 18, 2002	2814		
TRADE	MAR		U.S. P	atent Documents	<u> </u>	- 	·····		
*Examiner Initial	<u> </u>	Document Number	Date N			Class	Subclass	Filing Date If Appropriate	
	AA								
	AB				' .				
	AC	я						* .	
	AD	*							
	AE								
		•	Foreign	Patent Document	ts				
	_							Translation	
		Document	Date	Country		Class	Subclass	Yes	No
	AF								
	AG								·
,	-	OTHER A	RT (Including A	uthor, Title, Date	, Pertiner	nt Pages, E	tc.)	•	
	АН	Ng, <u>Complete Gui</u>	de to Semiconduc	ctor Devices (Mc	Graw Hi	ll), 1995, p	p. 11 - 22.		
	AI	Razavi, Design of	Analog CMOS In	ntegrated Circuits	(McGra	w Hill), 20	01, pp. 495 – :	525.	
•	AJ	Rusu et al., "Deep Trans. Elec. Devs.			Silicon-I	Dioxide/Sil	icon MOS Cap	oacitors," II	EEE
	AK	Rusu et al., "Reverence Electronics, Vol. 2			e in Silic	on Gate-Co	ontrolled Diod	es," <u>Solid-S</u>	State
	AL .	Sedra, et al., Microelectronic Circuits, (4th ed., Oxford Univ. Press), 1998, p. 382.							
:	AM	Svelto, et al., "A T Transactions on E					S Technology	," <u>IEEE</u>	
	AN Warner, Jr., et al., <u>Transistors – Fundamentals for the Integrated-Circuit Engineer</u> (John Wiley & Sons) 1983, pp. 320 – 321.								
	AO	Wong et al., "A W 779.	ide Tuning Range	e Gated Varactor,	" <u>IEEE</u> J	. Solid Sta	te Circs, May 2	2000, pp. 7	73 –
Examiner	L		Date Considered				· · · · · · · · · · · · · · · · · · ·		
		f reference consider							h